Multilevel programming in phase change memories ͑PCMs͒ requires understanding of the phenomena which affect the stability of the programmed resistance levels. Although the Ge 2 Sb 2 Te 5 ͑GST alloy͒ crystallization process has been extensively studied, further analysis is needed to characterize the drift of low-field amorphous-GST resistance. In this paper, we carry out a statistical analysis on an array of PCM cells so as to investigate the drift dynamics of intermediate GST resistance states. Our experimental results reveal the dependence of the drift dynamics exponent on the thickness of the amorphous cap inside the GST layer, which is ascribed to the different stresses. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3088859͔ Phase change memories ͑PCMs͒ are one of the most promising technologies to substitute flash memories in the medium-long term. A PCM cell is made of a chalcogenide alloy, typically Ge 2 Sb 2 Te 5 ͑GST͒, which can be reversibly switched between two structural phases ͑amorphous and polycrystalline͒ having significantly different electrical resistivities ͑high in the amorphous and low in the polycrystalline GST͒. The phase transition can be induced by proper thermal stimulation, which is obtained via Joule heating. The programmed resistance of a cell changes with time due to two physical phenomena: the crystallization of the amorphous GST and the drift of the amorphous-GST resistivity. In multilevel storage, both the above phenomena affect data retention since they may cause problems in distinguishing two adjacent intermediate resistance levels. Although the crystallization process has been extensively studied, 1,2 the understanding of the low-field resistance drift is still incomplete.
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In this work, we analyze the drift dynamics on an array of PCM cells programmed to different intermediate resistance states ͑i.e., states between a fully crystalline GST, full-SET, and a largely amorphized GST, RESET͒. The experimental characterization was performed on a 4 Mbit metal oxide semiconductor field effect transistor ͑MOSFET͒-selected PCM device with Trench cells fabricated in 180 nm complementary metal oxide semiconductor technology. 3 The Trench cell ͑Fig. 1͒ consists of a top electrode contact ͑titanium͒, a thin GST stripe, a heater ͑titanium nitride͒, and a bottom electrode contact ͑tungsten͒. The cell is surrounded by electrical insulating material ͑SiO 2 ͒.
Two methods have been proposed to program the GST to an intermediate resistance state: RESET to SET ͑Ref. 4͒ and SET to RESET ͑Ref. 5͒ programming. In the former approach, the cell is programmed by means of partial-SET pulses starting from the RESET state while, in the second, the cell is programmed by means of partial-RESET pulses starting from the full-SET state. For the considered Trench architecture, the SET to RESET programming method gives rise to a series-type configuration of the GST, where the amorphous and crystalline phases are placed in series with respect to the current flow, the amorphous phase forming a cap above the heater. In this case, the GST resistance essentially depends on the thickness of the amorphous cap. On the other hand, in the case of RESET to SET programming, the resistance after programming is due to a conductive filament inside an amorphous volume, and the phase configuration is more sensitive to the programming operation. For any given value of GST resistance, it is therefore complicated ͑if not impossible͒ to accurately define the distribution of the amorphous GST in the cell and, hence, to analyze the impact of the amorphous fraction on drift. For this reason, we focused the attention on the SET to RESET programming method ͑Fig. 1͒.
In order to attenuate the effects of the intrinsic resistance noise and fabrication process spreads, our analysis was carried out on a statistical population of cells. Although single cell measurements on intermediate resistance states have been presented in the literature, 6 to the best authors' knowledge, no statistical study of the drift dynamics in PCM arrays has already been reported. We considered a subarray of 1024 PCM cells and carried out the operating sequence shown in Fig. 2 . By controlling the gate voltage V G of cascode transistor Y 0 , we first programmed each cell of the subarray to its minimum resistance state through a full-SET operation and, then, we applied a single 100 ns programming pulse having an amplitude V G, 1 by properly biasing the gate of Y 0 with a stable read voltage ͑V G,read = 700 mV͒ and sensing the current flowing through the PCM cell. All measurements were performed at room temperature. In the following, we will consider the low-field GST resistance R GST , which is obtained by subtracting the heater contribution from the measured cell resistance ͑the voltage applied to the word line was chosen so as to make the ON resistance of the MOS transistor M SEL negligible as compared to the GST resistance͒. Read operation was repeated at fixed time steps for a time interval of about 30 min. Once the drift dynamics was obtained for the cells programmed with a pulse of amplitude V G,1 , the subarray underwent a further full-SET operation ͑V SET,in was properly chosen so as to avoid history effects on the GST͒ and was then programmed with a voltage pulse having an amplitude V G,2 = V G,1 + ⌬V G . The above procedure was iterated N times until the whole available resistance window ͑i.e., the interval from the minimum, full-SET, to the maximum, RESET, resistance values, in our case from few kilohms to about 2 M⍀͒ was investigated. As shown in Fig. 1 In order to analyze the dependence of the drift dynamics on the amorphous cap thickness, we divided the resistance window in 12 log-spaced bins. Each bin turned out to include at least 500 cells having approximately the same resistance ͑and, hence, approximately the same amorphous cap thickness͒. Then, we considered the mean drift dynamics of each bin. Our results confirmed the well known power-law dependence of the low-field amorphous-GST resistance upon time, 6 ,7
where R GST,0 is a reference GST resistance ͑in our case, the mean GST resistance measured immediately after applying the program pulse, which will be referred to as initial resistance͒, t 0 is a normalizing time constant, and is the drift dynamics exponent. The behavior in Eq. ͑1͒ is shown in Fig.  4 , as an example, for two bins having a mean initial resistance different by one order of magnitude. The main contribution to resistance drift is ascribed to an increase in the amorphous-GST resistivity A which has, therefore, the power dependence upon time given by Eq. ͑1͒. For each bin, we extracted the average drift exponent , which strongly depends on the initial resistance of the cells as shown in Fig. 5 . The drift exponent ranges from less than 0.01 to about 0.07, the minimum value being achieved with a GST resistance slightly higher than the full-SET resistance. More specifically, the drift exponent increases logarithmically with the low-field GST resistance up to a saturation value ͑of about 0.07͒, which is reached for a GST resistance of about 300 k⍀. In this range, considering the mean values of two different bins, R GST,1 and R GST,2 , we obtain
ͪ.
͑2͒
From then on, a further increase in the GST resistance does not significantly affect the value of . Such a behavior can be related to the mechanical stress on the amorphous GST. In fact, if the effects of the irregular shape of the amorphous cap are neglected, the GST resistance increases for increasing thickness of the amorphous cap obtained after the programming operation. This cap experiences a compression ͑which depends on the thickness of the amorphous cap͒ due to the fact that the amorphous GST has a density ␦ A lower than the density ␦ C of the crystalline GST. This density difference, about 6.8%, 8 originates a mechanical stress inside the GST layer as the amorphization process takes place. Although an accurate estimation of the residual stress on the amorphous GST is a difficult task due to the complex shape of the structure, a rough estimation can be obtained by considering the simplified monodimensional geometry of the GST layer shown in Fig. 6 . When a programming pulse is applied to the cell in its SET state, a certain volume of crystalline GST undergoes phase transition. The obtained amorphous phase requires a higher volume due to the density difference between the two phases. More in detail, if we consider, for simplicity, the monodimensional case, the uncompressed amorphous cap would have a thickness x A0 = x CA ␦ C / ␦ A , where x CA is the initial thickness of the crystalline GST which amorphizes. Since the GST layer is bounded by much more rigid materials such as TiN and W, 9 its overall thickness h is almost constant and, hence, the difference x CA − x A0 = x CA ͑1−␦ C / ␦ A ͒ results in a deformation of both the amorphous and the crystalline layer. The stress inside the GST layer is redistributed between the amorphous cap and the remaining crystalline layer so as to minimize the mechanical energy of the system. To evaluate the deformation of the two layers, we consider the stiffness coefficients of the amorphous and the remaining crystalline layer, k A = E A A / x A0 and k C = E C A / x C0 , respectively, where E A and E C are Young's modulus of the amorphous and the crystalline GST and A is the contact area between the GST layer and the heater. At equilibrium, we have
Via simple hand calculations, the residual strain ⌬x A / x A0 of the amorphous GST at equilibrium can be expressed as
, ͑4͒
where C 1 = ͑␦ A / ␦ C −1͒ and C 2 = E A / E C . From Eq. ͑4͒, the residual strain inside the amorphous cap monotonically increases for increasing values of x A0 up to a saturation value, which is reached when x CA = h. As a larger value of ⌬x A / x A0 reduces the average distance between the C 3 0 centers in the amorphous GST ͑C 3 0 being the threefold configuration of the chalcogen atom͒, by following the discussion by Kastner et al., 10 the speed of the evolution 2C 3 0 → C 3 + − C 1 − increases ͑where C 3 + and C 1 − are the donorlike and acceptorlike traps, respectively͒. This leads to a corresponding increase in the drift dynamics exponent , in agreement with the experimental results in Fig. 5 .
In summary, a correlation between the size of the amorphous GST and the drift dynamics exponent was obtained from experimental data. This effect has been related to the residual stress on the amorphous GST by considering a simplified mechanical model. This work has been supported by Italian MIUR in the frame of its National FIRB Project No. RBAP06L4S5. 
